Attorney Docket No.: 062986.0174

Serial No.: 09/788,174

Inventor: Kenneth C. Yeager, et al.

Art Unit: 2113

Confirmation No.: 4017

Sheet 1 of 9


1/9



10

'N1' CHIP **CPU** IQ INT 22 24 20--12 FQ FLT PT PC MAP **TRIGGER** CONTROLLER AQ **PROGRAM** TRACE **RECORDER INVISIBLE** INSTRUCTION 512 x 72-BIT DATA CACHE SIGNALS -**CACHE** INSIDE CHIP RAM 26 16 14 **SYSTEM** SECONDARY CACHE INTERFACE 17 18 LOGIC ANALYZER -28 **ETC VISIBLE** SYSTEM **EXTERNAL SIGNALS** 29 **BUS** CACHE

FIG. 1




Attorney Docket No.: 062986.0174 Serial No.: 09/788,174 Inventor: Kenneth C. Yeager, et al.

Art Unit: 2113

Confirmation No.: 4017

Sheet 3 of 9



Inventor: Kenneth C. Yeager, et al. Art Unit: 2113 **Confirmation No.: 4017** Sheet 4 of 9 4/9 NThCycleMode-MaxCount D 0 Inactive Counter InhMask2 | InhMask1-DataChanged StMask 54 71:64 [71..64] 63:32 31:16 NoChangePClk **SIGNALS** [63..32] 70 TO BE 15:8 CAPTURED NThCycleMode [31..0] 7:0 SysAD signals InMask0[31:28]SysADInhMask CK0SysInStbP NoChangeAll NoChangeSysClk PR9SysGntInB SkipN TriggerMask Count<N Inh Count<N IntervalTrigger NThCycleMode CZ2WtchTrigger □ InhMask0[27:24] KerUsrExcInhMask Final IVAMatch: Trigger Inhibit CpuHang-CZOKSUXD KerUsrExcInh CZ0EXLXorERLX FIG. 4

Attorney Docket No.: 062986.0174

Serial No.: 09/788,174


Attorney Docket No.: 062986.0174

Serial No.: 09/788,174

Inventor: Kenneth C. Yeager, et al. Art Unit: 2113

Confirmation No.: 4017

Sheet 5 of 9




NThEventMode NoChangeAll NThCycleMode CntHold xFF NEventMode MaxCount +1 CIBit -MaxCntReset NoChangeAll-NThCycleMode

FIG. 6

Attorney Docket No.: 062986.0174 Serial No.: 09/788,174 Inventor: Kenneth C. Yeager, et al. Art Unit: 2113


Confirmation No.: 4017 Sheet 6 of 9



Attorney Docket No.: 062986.0174 Serial No.: 09/788,174 Inventor: Kenneth C. Yeager, et al. Art Unit: 2113

Confirmation No.: 4017

Sheet 7 of 9



Attorney Docket No.: 062986.0174 Serial No.: 09/788,174 Inventor: Kenneth C. Yeager, et al. Art Unit: 2113 Confirmation No.: 4017 Sheet 8 of 9 8/9 PRELOAD NPost NPre FIG. 9 +1 NBlock CntReset CntEqN **TRIGGER BLOCKO** ShiftWrap NPreEq0 INITIALIZE -LowAddrCarry CAIdx[8:6]-ShiftWrap NPre=7 NPre=6 NPre=5 NPre=4 NPre=3 NPre=2

Attorney Docket No.: 062986.0174 Serial No.: 09/788,174

Inventor: Kenneth C. Yeager, et al.

Art Unit: 2113 Confirmation No.: 4017

Sheet 9 of 9




FIG. 10